

## AMENDMENTS TO THE CLAIMS

Kindly replace the claims as follows.

- 1        1. (previously presented) A computer, comprising:
  - 2            a processor pipeline designed to alternately execute instructions coded for first and
  - 3            second different computer architectures or coded to implement first and second different
  - 4            processing conventions;
  - 5            a memory for storing instructions for execution by the processor pipeline, the
  - 6            memory being divided into pages for management by a virtual memory manager, a single
  - 7            address space of the memory having first and second pages;
  - 8            a memory unit designed to fetch instructions from the memory for execution by the
  - 9            pipeline, and to fetch stored indicator elements associated with respective memory pages of
  - 10          the single address space from which the instructions are to be fetched, each indicator element
  - 11          designed to store an indication of which of two different computer architectures and/or
  - 12          execution conventions under which instruction data of the associated page are to be executed
  - 13          by the processor pipeline, the first architecture having a pre-defined, established definition,
  - 14          the computer providing a faithful implementation of the first architecture;
  - 15          the memory unit and/or processor pipeline further designed to recognize an execution
  - 16          flow from the first page, whose associated indicator element indicates the first architecture or
  - 17          execution convention, to the second page, whose associated indicator element indicates the
  - 18          first architecture or execution convention, and in response to the recognizing, to adapt a
  - 19          processing mode of the processor pipeline or a storage content of the memory to effect
  - 20          execution of instructions in the architecture and/or under the convention indicated by the
  - 21          indicator element corresponding to the instruction's page.

2. (original) The computer of claim 1:
  - wherein the two architectures are two instruction set architectures;

and wherein the adapting includes controlling instruction execution hardware of the computer to interpret the instructions according to the two instruction set architectures according to the indicator elements.

3. (original) The computer of claim 1, wherein the two conventions are first and second calling conventions, and further comprising:

hardware and/or software designed to recognize when program execution has flowed or transferred from a region whose indicator element indicates the first calling convention to a region whose indicator element indicates the second calling convention, and in response to the recognition, to alter the data storage content of the computer to create a program context under the second calling convention that is logically equivalent to a pre-alteration program context under the first calling convention.

1       4. (previously presented) A method, comprising the steps of:  
2           executing instructions fetched from first and second regions of a memory of a  
3           computer, the instructions of the first and second regions being coded for execution by  
4           computers of first and second architectures or following first and second data storage  
5           conventions, respectively, the memory regions having associated first and second indicator  
6           elements, the indicator elements each having a value indicating the architecture or data  
7           storage convention under which instructions from the associated region are to be executed,  
8           the first architecture having a pre-defined, established definition, the computer providing a  
9           faithful implementation of the first architecture;  
10           when execution of the instruction data flows or transfers from the first region to the  
11           second, adapting the computer for execution in the second architecture or convention.

5. (original) The method of claim 4, wherein:  
the regions are pages managed by a virtual memory manager.

6. (original) The method of claim 5, wherein the indicator elements are stored in a table of indicator elements distinct from a primary address translation table used by the virtual memory manager, the indicator elements of the table associated with corresponding pages of the memory.

7. (original) The method of claim 5, wherein the indicator elements are stored in a table, each indicator element associated with a corresponding physical page frame.

8. (original) The method of claim 5, wherein the entries are entries of a translation look-aside buffer.

9. (original) The method of claim 4, wherein the regions are lines of an instruction cache.

10. (original) The method of claim 4:  
wherein the two architectures are two instruction set architectures;  
and wherein the adapting step includes controlling instruction execution hardware of the computer to interpret the instructions according to the two instruction set architectures according to the indicator elements.

11. (original) The method of claim 10, wherein:  
the regions are pages managed by a virtual memory manager.

12. (previously presented) The method of claim 11, wherein the indicator elements are stored in a table whose entries are indexed by physical page frame number.

13. (original) The method of claim 11, wherein the entry is one entry of a translation look-aside buffer.

14. (original) The method of claim 10, wherein a mode of execution of the instructions is changed without software intervention when execution flows or transfers from the first region to the second.

15. (original) The method of claim 10, wherein execution of the computer takes an exception when execution flows or transfers from the first region to the second.

16. (original) The method of claim 15, wherein the mode of execution of the instructions is explicitly controlled by an exception handler.

17. (original) The method of claim 10, wherein:  
one of the regions stores an off-the-shelf operating system binary coded in an instruction set non-native to the computer, the non-native instruction set providing access to a reduced subset of the resources of the computer.

18. (original) The method of claim 10, wherein the two conventions are first and second data storage conventions, and further comprising the step of:

recognizing when program execution has flowed or transferred from a region whose indicator element indicates the first data storage convention to a region whose indicator element indicates the second data storage convention, and in response to the recognition, altering the data storage content of the computer to create a program context under the second data storage convention that is logically equivalent to a pre-alteration program context under the first data storage convention.

19. (original) The method of claim 18, wherein:  
the regions are pages managed by a virtual memory manager;

one of the two data storage conventions is a register-based calling convention, and the other data storage convention is a memory stack-based calling convention.

20. (original) The method of claim 18, further comprising the steps of:  
classifying control-flow instructions of a computer instruction set into a plurality of classes; and  
during execution of a program on a computer, as part of the execution of instructions of the instruction set, updating a record of the class of the classified control-flow instruction most recently executed;  
the adjusting process being determined, at least in part, by the instruction class record.

21. (previously presented) The method of claim 18, wherein:  
the instruction data coded for execution by a first of the two instruction set architectures observes a data storage convention associated with the first architecture, and instruction data coded for execution by a second of the two instruction set architectures observes a second, different, data storage convention associated with the second architecture, a single indicator element indicating both the instruction set architecture and the data storage convention;  
and further comprising the step of recognizing when program execution flows or transfers from a region using the first instruction set architecture to a region using the second instruction set architecture, and in response to the recognition, adjusting the data storage content of the computer from the first storage convention to the second.

1        22. (previously presented) A method, comprising the steps of:  
2            executing instructions fetched from first and second regions of a memory of a  
3            computer, the instructions of the first and second regions being coded for execution by  
4            computers following first and second data storage conventions, the memory regions having  
5            associated first and second indicator elements, the indicator elements each having a value

6 indicating the data storage convention under which instructions from the associated region  
7 are to be executed;

8 recognizing when program execution has flowed or transferred from a region whose  
9 indicator element indicates the first data storage convention to a region whose indictor  
10 element indicates the second data storage convention, and in response to the recognition,  
11 altering the data storage content of the computer to create a program context under the  
12 second data storage convention that is logically equivalent to a pre-alteration program  
13 context under the first data storage convention.

23. (previously presented) The method of claim 22, further comprising the step of:  
overlays the logical resources of the first and second instruction set architectures  
onto the physical resources of the computer according to a mapping that assigns  
corresponding resources of the two architectures to a common physical resource of a  
computer when the resources serve analogous functions in the calling conventions of the two  
architectures.

24. (previously presented) The method of claim 22, wherein the adjusting step  
further comprises:

altering a bit representation of a datum from a first representation in the first  
convention to a second representation in the second convention, the alteration of  
representation being chosen to preserve the meaning of the datum across the change in data  
storage convention.

25. (original) The method of claim 22, wherein the adjusting step further comprises:  
copying a datum from a first location to a second location, the first location having a  
use under the first data storage convention analogous to the use of the second location under  
the second data storage convention.

26. (original) The method of claim 22, wherein the adjusting step further comprises: copying a datum from a third location to a fourth, the third location having a use under the first data storage convention analogous to the use of the third location under the first data storage convention and to the fourth location under the second data storage convention, a program for the copying being programmed to assume that exactly one of the first and third locations is no longer required by the execution of the program.

27. (previously presented) The method of claim 22, wherein a rule for copying data from the first location to the second is determined by examining a descriptor associated with the instruction before the recognized execution flow or transfer.

28. (original) The method of claim 22, wherein the two conventions are two calling conventions.

29. (original) The method of claim 28, wherein: one of the two calling conventions is a register-based calling convention, and the other calling convention is a memory stack-based calling convention.

30. (original) The method of claim 28, wherein: the regions are pages managed by a virtual memory manager.

31. (previously presented) The method of claim 30, wherein the indicator elements are stored in a table whose entries are indexed by physical page frame number.

32. (original) The method of claim 31, wherein the entry is one entry of a translation look-aside buffer.

33. (previously presented) The method of claim 28, further comprising the step of:  
taking a processor exception in response to the recognition, a handler for the  
exception programmed to copy a datum from a first location to a second location, the first  
location having a use under the first data storage convention analogous to the use of the  
second location under the second data storage convention.

34. (previously presented) The method of claim 22, further comprising the step of:  
classifying control-flow instructions of a computer instruction set into a plurality of  
classes; and

    during execution of a program on a computer, as part of the execution of instructions  
of the instruction set, updating a record of the class of the classified control-flow instruction  
most recently executed;

    the adjusting process being determined, at least in part, by the instruction class record.

35. (original) The method of claim 34, wherein:  
    one of the two data storage conventions is a register-based calling convention, and the  
other data storage convention is a memory stack-based calling convention.

36. (original) The method of claim 34, wherein:  
    in some of the control-flow instructions, the classification is statically determined by  
the opcode of the instructions; and  
    in other of the control-flow instructions, the classification is dynamically determined  
based on a full/empty status of a register.

1           37. (previously presented) A computer processor, comprising:  
2           a processor pipeline configured to alternately execute instructions of computers of  
3           two different architectures or processing conventions; and

4           a memory unit designed to fetch instructions from a computer memory for execution  
5       by the pipeline, and to fetch stored indicator elements associated with respective memory  
6       regions of a single address space from which the instructions are to be fetched, each indicator  
7       element designed to store an indication of the architecture or execution convention under  
8       which the instruction data of the associated region are to be executed by the processor  
9       pipeline, the first architecture having a pre-defined, established definition, the computer  
10      providing a faithful implementation of the first architecture;  
11           the memory unit and/or processor pipeline further designed to recognize an execution  
12      flow or transfer from a region whose indicator element indicates one architecture or  
13      execution convention to another.

38. (original) The computer processor of claim 37, wherein the indicator elements are stored in a table of indicator elements distinct from a primary address translation table used by the virtual memory manager, the indicator elements of the table associated with corresponding pages of the memory.

39. (previously presented) The computer processor of claim 37, further comprising:  
a translation look-aside buffer (TLB); and  
TLB control circuitry designed to load the indicator elements into the TLB from a table stored in memory, the entries of the table being indexed by associated with corresponding physical page frame number.

40. (original) The computer processor of claim 37, wherein the two architectures are two instruction set architectures, and further comprising:  
processor pipeline control circuitry designed to control the processor pipeline to effect interpretation of the instructions under the two instruction set architectures alternately, according to the associated indicator elements.

41. (original) The computer processor of claim 40, further comprising:  
software programmed to manage a transition between the execution of a program  
executing in the first instruction set architecture, being an instruction set architecture native  
to the computer processor, and execution of an off-the-shelf operating system coded in the  
second instruction set, being an instruction set non-native to the computer, providing access  
to a reduced subset of the resources of the computer.

42. (original) The computer processor of claim 40:  
each indicator element being further designed to store an indication of a calling  
convention under which the instruction data of the associated region are coded for execution  
by the processor pipeline;  
and further comprising software programmed to alter the data storage content of a  
computer using the computer processor to create a program context under the second calling  
convention that is logically equivalent to a pre-alteration program context under the first  
calling convention;

the memory unit further designed to recognize when program execution has flowed or  
transferred from a region whose indicator element indicates the first calling convention to a  
region whose indicator element indicates the second calling convention, and in response to  
the recognition, to invoke the transition management software.

43. (original) The computer processor of claim 42, wherein the memory unit is  
designed to recognize a single indicator element to indicate both the instruction set  
architecture and calling convention of a region.

44. (original) The computer processor of claim 42, wherein the memory unit and  
software are designed to effect a transition between instruction boundaries, between  
execution in a region coded in the first instruction set using the first calling convention to  
execution in a region coded in the second instruction set using the second calling convention,

so that code at the source of the flow or transfer may effect the execution transition without being specially coded for code at the destination.

45. (original) The computer processor of claim 42, wherein:

one of the two calling conventions is a register-based calling convention, and the other calling convention is a memory stack-based calling convention.

46. (original) The computer processor of claim 42, wherein the logical resources for support of the first and second instruction set architectures are overlaid on the physical resources of the computer processor according to a mapping that assigns corresponding resources of the two architectures to a common physical resource when the resources serve analogous functions in the calling conventions of the two architectures.

47. (previously presented) The computer processor of claim 42, wherein a rule for altering the data storage content from the first calling convention to the second is determined by examining a descriptor associated with the location of execution before the recognized execution flow or transfer.

48. (original) The computer processor of claim 42, wherein control-flow instructions of the instruction set are classified into a plurality of classes; and

the processor pipeline updates a record of the class of the classified control-flow instruction most recently executed;

the storage alteration process being determined, at least in part, by the instruction class record.

49. (original) The computer processor of claim 40, further comprising:  
a transition manager designed to effect a transition between the execution of code coded in instructions of a first instruction set architecture and code coded in instructions of a

second instruction set architecture, the transition manager designed to alter a bit representation of a datum from a first representation under the first architecture to a second representation under the second architecture, the alteration of representation being chosen to preserve the meaning of the datum across the change in execution architecture.

50. (original) The computer processor of claim 40, further comprising circuitry designed to raise an exception when the computer recognizes that execution has flowed or transferred from a region whose indicator element indicates one architecture or execution convention to another.

1       51. (previously presented) A method, comprising:  
2           storing instructions in pages of a computer memory managed by a virtual memory  
3       manager, the instruction data of the pages being coded for execution by, respectively,  
4       computers of two different architectures and/or under two different execution conventions;  
5           in association with pages of the memory, storing corresponding indicator elements  
6       indicating the architecture or convention in which the instructions of the pages are to be  
7       executed, the pages' indicator elements being stored in a table whose entries are indexed by  
8       physical page frame number;  
9           executing instructions from the pages in a common processor, the processor designed,  
10      responsive to the page indicator elements, to execute instructions in the architecture or under  
11      the convention indicated by the indicator element corresponding to the instruction's page.

52. (previously presented) The method of claim 51, wherein the pages' indicator elements cached in a translation look-aside buffer.

53. (previously presented) The method of claim 51, wherein the two architectures are two instruction set architectures, and further comprising the step of:

controlling the instruction execution hardware of the computer to interpret the instructions according to the two instruction set architectures according to the indicator element.

54. (previously presented) The method of claim 51, wherein the two conventions are first and second data storage conventions, and further comprising the step of:

recognizing when program execution has flowed or transferred from a region whose indicator element indicates the first data storage convention to a region whose indicator element indicates the second data storage convention, and in response to the recognition, altering the data storage content of the computer to create a program context under the second data storage convention that is logically equivalent to a pre-alteration program context under the first data storage convention.

55. (previously presented) The method of claim 54, further comprising the steps of:  
storing instruction data in a third page, the instruction data of the third page being coded for execution by one of the two architectures, and observing a data storage convention associated with the other of the two architectures;

storing indicator elements indicating the data storage convention observed by the instructions of the respective pages; and

recognizing each transition of program execution from a page using the first data storage convention to a page using the second data storage convention, and in response to the recognition, adjusting the data storage content of the computer from the first storage convention to the second, and vice-versa.

56. (previously presented) The method of claim 53, wherein:  
the instruction data coded for execution by a first of the two instruction set architectures observes a data storage convention associated with the first architecture, and instruction data coded for execution by a second of the two instruction set architectures

observes a second, different, data storage convention associated with the second architecture, a single indicator element indicating both the instruction set architecture and the data storage convention of the associated page;

and further comprising the step of recognizing when program execution flows or transfers from a page using the first instruction set architecture to a page using the second instruction set architecture, and in response to the recognition, adjusting the data storage content of the computer from the first storage convention to the second.

57. (previously presented) The method of claim 54, wherein the two conventions are a register-based calling convention and a memory stack-based calling convention, and further comprising the step of:

recognizing when program execution has flowed or transferred from a page using the register-based calling convention to a page using the memory stack-based convention, and in response to the recognition, adjusting the data storage content of the computer from the first calling convention to the second.

58. (original) The method of claim 54, wherein the adjusting step further comprises:  
copying a datum from a third location to a fourth, the third location having a use under the first data storage convention analogous to the use of the third location under the first data storage convention and to the fourth location under the second data storage convention, a program for the copying being programmed to assume that exactly one of the first and third locations is no longer required by the execution of the program, a bit representation of the datum copied to the second location differing from a bit representation of the datum copied from the first location, the alteration of representation being chosen to preserve the meaning of the datum across the change in data storage convention.

59. (previously presented) The method of claim 54, wherein  
a rule for copying data from the first location to the second is determined by  
examining a descriptor associated with the instruction before the recognized execution flow  
or transfer.

60. (original) The method of claim 54, further comprising:  
classifying control-flow instructions of a computer instruction set into a plurality of  
classes; and  
during execution of a program on a computer, as part of the execution of instructions  
of the instruction set, updating a record of the class of the classified control-flow instruction  
most recently executed;  
the altering process being determined, at least in part, by the instruction class record.

61. (cancelled)

62. (cancelled)

1       63. (currently amended) A microprocessor chip, comprising:  
2           an instruction unit, configured to fetch instructions from a memory managed by the  
3           virtual memory manager, and configured to execute instructions coded for first and second  
4           different computer architectures or coded to implement first and second different data storage  
5           conventions;  
6           the microprocessor chip being designed (a) to retrieve indicator elements stored in  
7           association with respective pages of the memory, each indicator element indicating the  
8           architecture or convention in which the instructions of the page are to be executed, and (b) to  
9           recognize when instruction execution has flowed or transferred from a page of the first  
10          architecture or convention to a page of the second, as indicated by the respective associated  
11          indicator elements, and (c) to alter a processing mode of the instruction unit or a storage

12 content of the memory to effect execution of instructions in accord with the indicator element  
13 associated with the page of the second architecture or convention;  
14 wherein the indicator elements are stored in a table distinct from a primary address  
15 translation table and from portions of the primary address translation table cached in a TLB  
16 (translation lookaside buffer) used by a virtual memory manager, the indicator elements of  
17 the table being stored in association with respective pages of the memory.

64. (previously presented) The microprocessor chip of claim 63, wherein the indicator elements are stored in association with respective physical page frames.

65. (previously presented) The microprocessor chip of claim 63, wherein the indicator elements are stored in association with respective virtual pages.

66. (previously presented) The microprocessor chip of claim 63, wherein the indicator elements are stored in entries of a translation look-aside buffer.

67. (previously presented) The microprocessor chip of claim 63, wherein the indicator elements are stored in an instruction cache.

68. (previously presented) The microprocessor chip of claim 63, wherein a mode of execution of the instructions is changed without software intervention when execution flows or transfers from the first region to the second.

69. (previously presented) The microprocessor chip of claim 63, the microprocessor chip being designed to raise an exception when execution flows or transfers from the first region to the second;

and further comprising exception handler software programmed to handle the exception by explicitly controlling a mode of execution of the instructions.

70. (previously presented) The microprocessor chip of claim 63, wherein the architecture or convention indicator elements are stored in a table whose entries are indexed by physical page frame number, and cached in a translation look-aside buffer.

71. (previously presented) The microprocessor chip of claim 63, wherein the two architectures are two instruction set architectures, and the microprocessor chip controls the instruction unit to interpret the instructions according to the two instruction set architectures according to the indicator element corresponding to the pages from which the instructions are fetched.

72. (original) The microprocessor chip of claim 71, further comprising:  
software programmed to manage a transition between the execution of a program executing in the first instruction set architecture, being an instruction set architecture native to the computer processor, and execution of an off-the-shelf operating system coded in the second instruction set, being an instruction set non-native to the computer providing access to a reduced subset of the resources of the computer.

73 (previously presented) The microprocessor chip of claim 71:  
each indicator element being further designed to store an indication of a data storage convention under which the instruction data of the associated page are coded for execution by the instruction unit;

and further comprising software programmed to alter the data storage content of a computer using the microprocessor chip, to create a program context under the second data storage convention that is logically equivalent to a pre-alteration program context under the first data storage convention;

the microprocessor chip further designed to recognize when program execution has flowed or transferred from a region whose indicator element indicates the first data storage

convention to a region whose indicator element indicates the second data storage convention, and in response to the recognition, to invoke the transition management software.

74. (original) The microprocessor chip of claim 73, being further designed to:

- to retrieve instruction data from a third page, the instruction data of the third page being coded for execution by a first of the two architectures, and observing a data storage convention of the second of the two architectures;
- to retrieve indicator elements indicating the data storage convention observed by the instructions of the respective pages; and
- to recognize each transition of program execution from a page using the first data storage convention to a page using the second data storage convention, and in response to the recognition, to adjust the data storage content of the computer from the first data storage convention to the second data storage convention, and vice-versa.

75. (original) The microprocessor chip of claim 73, further designed to recognize a single indicator element to indicate both the instruction set architecture and calling convention of a page.

76. (previously presented) The microprocessor chip of claim 71, further comprising hardware and/or software designed:

- (a) to retrieve calling convention indicator elements stored in association with respective pages of the memory, each calling convention indicator element indicating which of a register-based calling convention or a memory stack-based calling convention is observed by instructions of the page;

- (b) to recognize when instruction execution has flowed or transferred from a page of a memory-based convention to a page of the register-based calling convention, as indicated by the calling convention indicator elements associated with the respective pages, and

(c) in response to the recognition, to alter a storage content of the computer to create a program context under the register-based convention logically equivalent to a pre-alteration program context under the memory-based convention.

77. (previously presented) The microprocessor chip of claim 63:  
wherein the two conventions are first and second data storage conventions;  
and further comprising software programmed to alter the data storage content of a computer using the microprocessor chip, to create a program context under the second data storage convention that is logically equivalent to a pre-alteration program context under the first data storage convention;

the microprocessor chip being further designed to recognize when program execution has flowed or transferred from a region whose indicator element indicates the first data storage convention to a region whose indicator element indicates the second data storage convention, and in response to the recognition, to invoke the transition management software.

78. (original) The microprocessor chip of claim 77, wherein the microprocessor chip and software are designed to effect a transition between instruction boundaries, between execution on a page coded in the first instruction set using the first calling convention to execution on a page coded in the second instruction set using the second calling convention, the software programmed to effect the execution transition without the code at the source of the transition being specially coded to interface with code at the destination of the transition.

79. (original) The microprocessor chip of claim 77, wherein the two conventions are two calling conventions.

80. (original) The microprocessor chip of claim 79, wherein:

one of the two calling conventions is a register-based calling convention, and the other calling convention is a memory stack-based calling convention.

81. (original) The microprocessor chip of claim 79, wherein the physical resources of the microprocessor chip are associated to the logical resources of the first and second calling conventions according to a mapping that assigns corresponding logical resources to a common physical resource when the resources serve analogous functions in the two calling conventions.

82. (original) The microprocessor chip of claim 79, further comprising:  
software and/or hardware designed to effect a transition between the execution of code coded under the first calling convention and code coded under the second calling convention, by altering a bit representation of a datum from a first representation under the first calling convention to a second representation under the second calling convention, the alteration of representation being chosen to preserve the meaning of the datum across the change in calling convention.

83. (original) The microprocessor chip of claim 79, further comprising:  
software and/or hardware designed to copy a datum from a first location to a second location, the first location having a use under the first calling convention analogous to the use of the second location under the second calling convention.

84. (previously presented) The microprocessor chip of claim 79, further comprising:  
software and/or hardware designed to copy a datum from a third location to a fourth, the third location having a use under the first data storage convention analogous to the use of the third location under the first data storage convention and to the fourth location under the second data storage convention, the software and/or hardware for the copying being

programmed to assume that exactly one of the first and third locations is no longer required by the execution of the program.

85. (previously presented) The microprocessor chip of claim 63, further comprising hardware and/or software designed:

(a) to retrieve calling convention indicator elements stored in association with respective pages of the memory, each calling convention indicator element indicating which of a register-based calling convention or a memory stack-based calling convention is observed by instructions of the page;

(b) to recognize when instruction execution has flowed or transferred from a page using the register-based calling convention to a page using the memory stack-based convention, as indicated by the calling convention indicator elements associated with the respective pages, and

(c) in response to the recognition, to alter a storage content of the computer to create a program context under the memory-based convention logically equivalent to a pre-alteration program context under the register-based convention.

86. (previously presented) The microprocessor chip of claim 63, wherein control-flow instructions of the microprocessor's instruction set are classified into a plurality of classes; and

the fetch and execute unit updates a record of the class of the classified control-flow instruction most recently executed;

the storage alteration process being determined, at least in part, by the instruction class record.

- 1        87. (currently amended) A method, comprising the steps of:
  - 2            executing a control-transfer instruction in the hardware of a computer under a first
  - 3            execution mode context of the [[a]] computer, the instruction being architecturally defined to

4 transfer control directly to a destination instruction for execution in the hardware of the  
5 computer in a second execution mode context of the computer;  
6 before executing the destination instruction, altering the data storage content of the  
7 computer to establish a program context under the second execution mode context that is  
8 logically equivalent to the context of the computer as interpreted under the first execution  
9 mode context, the reconfiguring including at least one data movement operation not included  
10 in the architectural definition of the control-transfer instruction.

88. (original) The method of claim 87, wherein the data movement includes at least one of:

copying data from a general register to a memory stack; and  
copying data from a memory stack to a general register.

89. (currently amended) The method of claim 87, wherein:  
the transition for the first execution mode context to the second mode context is recognized in a difference between two indicator elements associated with the memory pages containing the control-transfer instruction and the destination instruction, respectively, the pages being under the management of a virtual memory manager.

90. (previously presented) The method of claim 89, wherein the indicator elements are stored in a table whose entries are indexed by physical page frame number.

91. (original) The method of claim 89, wherein the indicator elements are stored in entries of a translation look-aside buffer.

92. (currently amended) The method of claim 87, further comprising the step of:  
altering a bit representation of a datum from a first representation in the first mode context to a second representation in the second mode context, the alteration of

representation being chosen to preserve the meaning of the datum across the change in execution mode context.

93. (previously presented) The method of claim 87, wherein  
a rule for copying data from the source memory or register to the destination register or memory is determined by examining a descriptor associated with the address of the control-transfer instruction.

1       94. (previously presented) A method, comprising the steps of:  
2           executing a section of computer object code twice, without modification of the code  
3           section between the two executions, the code section materializing a destination address into  
4           a register and being architecturally defined to directly transfer control indirectly through the  
5           register to the destination address, the two executions materializing two different destination  
6           addresses;  
7           the two destination code sections at the two materialized destination addresses being  
8           coded in two distinct instruction sets and, respectively, obeying the default calling  
9           conventions native to each of the two instruction sets, neither instruction set being a subset of  
10          the others.

95. (original) The method of claim 94, wherein:  
the code at the first destination receives floating-point arguments and returns floating-point return values using a register-based calling convention; and  
the code at the second destination receives floating-point arguments using a memory-based stack calling convention, and returns floating-point values using a register indicated by a top-of-stack pointer.

1        96. (currently amended) A microprocessor chip, comprising:  
2              two instruction decoders designed to decode instructions of first and second  
3              instruction sets, respectively, and circuitry of a single instruction pipeline designed to execute  
4              the instructions decoded by either of the two instruction decoders;  
5              circuitry ~~and/or software~~ designed to detect when execution flows or transfers control  
6              from code coded in one instruction set to code coded in the other, program code in the first  
7              and second instruction sets using first and second different data storage conventions,  
8              respectively; and  
9              circuitry and/or software designed to respond to the detection by altering the data  
10             storage content of the computer to create a program context under the second data storage  
11             convention that is logically equivalent to a pre-alteration program context under the first data  
12             storage convention.

97. (previously presented) The computer processor of claim 96, wherein the memory unit and software are designed to effect a transition between instruction boundaries, between execution in a region coded in the first instruction set using the first data storage convention to execution in a region coded in the second instruction set using the second data storage convention, so that code at the source of the flow or transfer may effect the execution transition without being specially coded for code at the destination.

98. (previously presented) The microprocessor chip of claim 96, wherein the two data storage conventions are first and second calling conventions.

99. (previously presented) The computer processor of claim 98, wherein:  
one of the two calling conventions is a register-based calling convention, and the other calling convention is a memory stack-based calling convention.

100. (previously presented) The microprocessor chip of claim 98, further comprising:

software and/or hardware designed to copy a datum from a first location to a second location, the first location having a use under the first calling conventions analogous to the use of the second location under the second calling conventions.

101. (previously presented) The microprocessor chip of claim 100, further comprising:

software and/or hardware designed to copy a datum from a third location to a fourth, the third location having a use under the first data storage convention analogous to the use of the third location under the first data storage convention and to the fourth location under the second data storage convention, the software and/or hardware for the copying being programmed to assume that exactly one of the first and third locations is no longer required by the execution of the program.

102. (previously presented) The computer processor of claim 98, wherein a rule for altering the data storage content from the first calling convention to the second calling convention is determined based on an instruction at the location of execution at the source of the recognized execution flow or transfer.

103. (previously presented) The computer processor of claim 98, wherein a rule for altering the data storage content from the first calling convention to the second calling convention is determined by examining a descriptor associated with the instruction before the recognized execution flow or transfer.

- 1 104. (previously presented) A method, comprising the steps of:
  - 2 executing instructions fetched from first, second and third regions of a single address
  - 3 space of the memory of a computer, the instructions of the first and second regions being

4 coded for execution by computers of first and second architectures, the instructions of the  
5 second and third regions following first and second data storage conventions, respectively,  
6 the memory regions having associated modifiable indicator elements, a hardware structure  
7 for storing the indicator elements enforcing a requirement that the memory regions be  
8 necessarily disjoint, the modifiable indicator elements each having a value indicating the  
9 architecture and data storage convention under which instructions from the associated region  
10 are to be executed;

11 when execution of the instruction data flows or transfers between the first, second and  
12 third regions, adapting the computer for execution in the architecture and/or convention of  
13 the region transferred to.

105. (previously presented) The method of claim 104, wherein:  
the regions are pages managed by a virtual memory manager.

106. (previously presented) The method of claim 105, wherein the modifiable  
indicator elements are stored in a table, each modifiable indicator element associated with a  
corresponding physical page frame.

107. (previously presented) The method of claim 105, wherein the entries are entries  
of a translation look-aside buffer.

108. (previously presented) The method of claim 104:  
wherein the two architectures are two instruction set architectures;  
and wherein the adapting step includes controlling instruction execution hardware of  
the computer to interpret the instructions according to the two instruction set architectures  
according to the modifiable indicator elements.

109. (previously presented) The method of claim 108, wherein:  
one of the regions stores an off-the-shelf operating system binary coded in an instruction set non-native to the computer, the non-native instruction set providing access to a reduced subset of the resources of the computer.

110. (previously presented) The method of claim 108, wherein the two conventions are first and second data storage conventions, and further comprising the step of:  
recognizing when program execution has flowed or transferred from a region whose modifiable indicator element indicates the first data storage convention to a region whose modifiable indicator element indicates the second data storage convention, and in response to the recognition, altering the data storage content of the computer to create a program context under the second data storage convention that is logically equivalent to a pre-alteration program context under the first data storage convention.

111. (previously presented) The method of claim 104, wherein the two conventions are first and second data storage conventions, and further comprising the step of:  
recognizing when program execution has flowed or transferred from a region whose indicator element indicates the first data storage convention to a region whose indicator element indicates the second data storage convention, and in response to the recognition, altering the data storage content of the computer to create a program context under the second data storage convention that is logically equivalent to a pre-alteration program context under the first data storage convention.

112. (previously presented) The method of claim 111, wherein:  
one of the two data storage conventions is a register-based calling convention, and the other data storage convention is a memory stack-based calling convention.

1           113. (previously presented) A computer processor, comprising:  
2           a processor pipeline configured to alternately execute instructions of computers of  
3           two different architectures; and  
4           a memory unit designed to fetch instructions from a computer memory for execution  
5           by the pipeline, and to fetch stored indicator elements associated with respective necessarily-  
6           disjoint memory regions of a single address space from which the instructions are to be  
7           fetched, each indicator element designed to store an indication of the architecture under  
8           which the instruction data of the associated region are to be executed by the processor  
9           pipeline, and to store a separate indicator element designed to indicate a data storage  
10          convention observed by instructions of the associated region;  
11          the memory unit and/or processor pipeline further designed to recognize an execution  
12          flow or transfer from a region whose indicator element indicates one instruction set  
13          architecture to another; and  
14          hardware and/or software designed to recognize when program execution has flowed  
15          or transferred from a region whose indicator element indicates the first data storage  
16          convention to a region whose indicator element indicates the second data storage convention,  
17          and in response to the recognition, to alter the data storage content of the computer to create a  
18          program context under the second data storage convention that is logically equivalent to a  
19          pre-alteration program context under the first data storage convention.

114. (previously presented) The computer processor of claim 113, wherein the two

architectures are two instruction set architectures, and further comprising:

processor pipeline control circuitry designed to control the processor pipeline to effect interpretation of the instructions under the two instruction set architectures alternately, according to the associated indicator elements.

115. (previously presented) The computer processor of claim 114, further comprising:  
software programmed to manage a transition between the execution of a program  
executing in the first instruction set architecture, being an instruction set architecture native to  
the computer processor, and execution of an off-the-shelf operating system coded in the second  
instruction set, being an instruction set non-native to the computer, providing access to a reduced  
subset of the resources of the computer.

116. (previously presented) The computer processor of claim 114:  
the data storage convention indicator elements being designed to store an indication of a  
calling convention under which the instruction data of the associated region are coded for  
execution by the processor pipeline;

and further comprising software programmed to alter the data storage content of a  
computer using the computer processor to create a program context under the second calling  
convention that is logically equivalent to a pre-alteration program context under the first calling  
convention;

the memory unit further designed to recognize when program execution has flowed or  
transferred from a region whose indicator element indicates the first calling convention to a  
region whose indicator element indicates the second calling convention, and in response to the  
recognition, to invoke the transition management software.

117. (cancelled)

118. (cancelled)

119. (previously presented) The computer processor of claim 120, wherein the memory  
unit and software are designed to effect a transition between instruction boundaries, between  
execution in a region coded in the first instruction set using the first calling convention to  
execution in a region coded in the second instruction set using the second calling convention, so

that code at the source of the flow or transfer may effect the execution transition without being specially coded for code at the destination.

120. (previously presented) The computer processor of claim 116, wherein the two data storage conventions are two calling conventions.

121. (previously presented) The computer processor of claim 120, wherein: one of the two calling conventions is a register-based calling convention, and the other calling convention is a memory stack-based calling convention.

122. (previously presented) The computer processor of claim 120, wherein the logical resources for support of the first and second instruction set architectures are overlaid on the physical resources of the computer processor according to a mapping that assigns corresponding resources of the two architectures to a common physical resource when the resources serve analogous functions in the calling conventions of the two architectures.

123. (previously presented) The computer processor of claim 120, further comprising: a transition manager designed to effect a transition between execution under the first calling convention to execution under the second calling convention, the transition manager designed to alter a bit representation of a datum from a first representation to a second representation, the alteration of representation being chosen to preserve the meaning of the datum across the change in calling convention.

124. (previously presented) The computer processor of claim 120, further comprising: software and/or hardware designed to copy a datum from a first location to a second location, the first location having a use under the first calling convention analogous to the use of the second location under the second calling convention.

125. (previously presented) The computer processor of claim 124, further comprising:  
software and/or hardware designed to copy a datum from a third location to a fourth, the  
third location having a use under the first calling convention analogous to the use of the third  
location under the first calling convention and to the fourth location under the second calling  
convention, the software and/or hardware for the copying being programmed to assume that  
exactly one of the first and third locations is no longer required by the execution of the program.

126. (previously presented) The computer processor of claim 120, wherein  
a rule for altering the data storage content from the first calling convention to the second  
is determined by examining a descriptor associated with the instruction before the recognized  
execution flow or transfer.

127. (previously presented) The computer processor of claim 120, wherein control-flow  
instructions of the instruction set are classified into a plurality of classes; and

the processor pipeline updates a record of the class of the classified control-flow  
instruction most recently executed;

the storage alteration process being determined, at least in part, by the instruction class  
record.

128. (previously presented) The computer processor of claim 113, wherein:  
the regions are pages managed by a virtual memory manager.

129. (previously presented) The computer processor of claim 113, wherein the indicator  
elements are stored in virtual address translation table entries.

130. (previously presented) The computer processor of claim 113, wherein the indicator  
elements are stored in a table of indicator elements distinct from a primary address translation

table used by the virtual memory manager, the indicator elements of the table associated with corresponding pages of the memory.

131. (previously presented) The computer processor of claim 113, wherein the indicator elements are stored in respective entries of a table whose entries are indexed by physical page frame number.

132. (previously presented) The computer processor of claim 113, wherein:  
the indicator elements are stored in storage that is architecturally addressable when the processor pipeline is executing in one of the computer architectures or processing conventions, and architecturally unaddressable when the processor pipeline is executing in the other architecture or convention.

133. (previously presented) The computer processor of claim 113, further comprising circuitry designed to raise an exception when execution flows or transfers from a region whose indicator element indicates one architecture or execution convention to another.

134. (new) The method of claim 87, wherein the first and second execution modes are first and second instruction set architectures.

135. (new) The method of claim 87, wherein the first and second execution modes are first and second calling conventions.